


Technical

Computervision Graphics Processor (CGP) (CGP 80/180/100/200)

Logic Diagrams



Document control number:	73-00406
Name	

Computervision Graphics Processor (CGP) (CGP 80/180/100/200)

Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are confidential and proprietary information of Computervision Corporation and shall not be divulged to any third party without the prior written consent of Computervision Corporation.

Reproduction in whole or in part is forbidden.

Logic diagrams pertain to:

- CGP 80*
- CGP 180*
- CGP 100 (A, B, and C)
- CGP 200 (A and B)
- CGP 200 (C)*

^{*}Also need EACPU/ICP Logic Diagrams

Table of Contents


Section	on Page
1	Computervision Graphics Processors (CGP) Family Trees 1-1 CGP-100A (Rev.E) DX21Y007 1-1 CGP-100B (Rev.E) DX21Y1019 1-2 CGP-180 (Rev.B) DX26Y085 1-5 CGP-200A (Rev.C) DX21Y2007 1-8 CGP-200B (Rev.C) DX21Y2007 1-8 CGP-200C (Rev.C) DX21Y2116 1-9
2	Backplanes 2-1 CGP-100/200 Slot Map (Rev.A) CP21M044 2-1 24 Slot Backplane Assembly (Rev.G) DA21E1100 2-2 CGP-100/200 Backplane, 24 Slot Schematic (Rev.D) DS21E1102 2-4 12 Slot Configuration (Rev.A) CP21M054 2-8 12 Slot Backplane Assembly (Rev.D) DS21E132 2-9 12 Slot Backplane Schematic (Rev.A) DS21E1112 2-10
3	Control Panel 3-1 Maintenance Control Panel (MCP) (Rev.B) DA21E1110 3-1
4	Modules4-1Central Processor Unit (CPU) (Rev.L) DS21E1224-2Microprogram Flow Chart (Rev.E) DS21E0154-12Memory Management and Protection Unit (Rev.K) DS21E1074-40B-Port Management and Protection Unit (Rev.F) DS21E2824-45Floating Point Unit (FPU) (Rev.C) DS21E1174-50128K/32K A/B Port Memory Unit (Rev.G) DS21E2524-57Power Supplies4-73


Introduction


This manual contains the logic diagrams for the current models of the CGP line of Computervision Graphics Processors. This line includes the CGP-100 A, B. and C, CGP-180, and CGP-200 A, B, and C. To use this manual first determine which machine you are working on. Consult the family tree for a listing of boards that are part of that system. Next determine which boards (modules) you are interested in and then refer to the diagrams for the particular module. These are listed in the Table of Contents. The logic diagrams for the Extended Address Central Processing Unit (EACPU) and the Intelligent Control Panel (ICP) are shown in a separate publication "Extended Address Central Processing Unit (EACPU)/Intelligent Control Panel (ICP) Logic Diagrams". Order No. 001-00567.


Section 1
Computervision Graphics Processors (CGP) Family Trees


CGP-100A (Rev.E) DX21Y007	1-1
CGP-100B (Rev.E) DX21Y007	1-1
CGP-100C (Rev.C) DX21Y1019	1-2
CGP-180 (Rev.B) DX26Y085	1-5
CGP-200A (Rev.C) DX21Y2007	1-8
CGP-200B (Rev.C) DX21Y2007	1-9
CGP-200C (Rev. C) DX21Y2116	1-9

































Section 2 Backplanes


CGP-100/200 Slot Map (Rev.A) CP21M044	2-1
24 Slot Backplane Assembly (Rev.G) DA21E1100	2-2
CGP-100/200 Backplane, 24 Slot Schematic (Rev.D) DS21E1102	2-4
12 Slot Configuration (Rev.A) CP21M054	2-8
12 Slot Backplane Assembly (Rev.B) DA21E1110	2-9
12 Slot Backplane Schematic (Rev.A) DS21E1112	2-10

















NOTES:
1. IOS SIGNAL ONLY: J16 PIN 69 AND 73.
2. VGU SIGNAL ONLY: J18 PIN 57 AND 59.

TTY CONCERNS J35							
Ų	SIONAL	PBI	PIN	SOM	10		
	640		15				
		П	4	-51/1			
A	2110/H	17	3	2DATAIN/H			
AB	ZDATABUT/L	11	2	2RDRRUN'			
		I		2017/h	M		

+5V/2	2	1	+5V/2
GND	4	3	GND
+12V/2	8	5	+12V/2
GND	8	7	GND
-12V/2	10	9 [CPOK/H

J62

HIGH POWER CONNECTOR

J27

GND (+5VOLTS) 2 1 (+5VOLTS) 5V/2


LOW POWER CONNECTOR


	J2	8	
	2	1	(+5V OUT) SEN)+5V/2
	4	3	(+5V RET) GND
+12V/2 OUTPUT)	6	5	(+12V OUT) SEN)+12V/2
GND (+12V)	8	7	(+12V RET) GND
GND (-12V)	10	9	(-12V RET) GND
-12V/2 OUTPUT)	12	11	(-12V OUT) SEN -12V/2
GND (-5V)	14	13	ACPF/L
-5V/2(0UTPUT)	18	15	DCPOK/H


DS21E1102

NOTE: J27 AND J28 SUPPLY POWER TO SLOTS 13 THRU 24

OCMPUTERVISION	INTAINS INFORMATION PROPRI CORPORATION AND IS NOT TO PERMISSION OF COMPUTERVISI	ME LIMED OR REPRO-		TOLERANDES DECIMAL AX 4+.01					-		-		
MATERIAL			-	JOX =4.005 JOXX =4.0010 FRACTIONAL=+1/4							\vdash		\vdash
	<u> </u>		+	DRN P MAGEE	8-12	۵		SHT					
FINISH			\top	OHK	-	ST4			DESCR			APPD	DATE
		A21E1100	1	ENGR N TIDD	9-12		~~			HEM.			
	PART NUMBER	NEXT ASSEMBLY	QTY.	PROJ		C	GP10	00/	200) B	ACK	(PL/	4NE
COM	PUTERVISIO	N CORP.		MFG		BOAL		DW		DS2	110	110	2
	HETTON ROAD ROLITE SE			SIGNATURE	DATE		-//	<u>N</u>	D	DO_2	-1	710	_
	RD. MASS. 01730	1		REMOVE ALL BURNS	•	WIT.		S	HT .	2 0)F 4		SHT









CPZIMO54


NOTES: .

- 1. VENDOR: TECHPRINT INC. 15 SIXTH ROAD WOBURN, MA. 01801
- Z. COLOR: BLACK LETTERS ON WHITE BACKGROUND
- 3. ARTWORK MASTER WILL BE SUPPLIED TO VENDOR BY DRAFTING DEPT.
- 4. MATERIAL: .004 THICK FLEXIBLE VINYL ADHESIVE BACK.

Tes seames co	TAME INFORMATION FO	OPRICTARY TO BOMPLITERS	MANON	Talanauce:					_		
BION OF COMPUTE	N AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMIS- MPLITERYISION COMPORATIO			SECHAL SECULATION					1		
SEE NUTE 4			+	PRACTICALL & LAC AMERICA & PGU					 	_	<u> </u>
All Li			Ι,	Hot parmer /81	A BVM			# 3935			100
SEE NOTE 2		MODULE LIST	+	CHE TO SE			_	G P		-	
	PART MANDER	HENT ADDEMOLY	977	Max Xue to				ONFIGU			
	COMPUTERVISION CORP			MARKET SALE		<u>): /</u>		CPZII	10:	54	
	BEDFORD, MAS				WT.	-/-	BHEE	T / OF L	BHEE	Πŧ	








Section Three Control Panel

Maintenance Control Panel (MCP)(Rev.D) DS21E132

3-1





Section 4 Modules


Block Diagram	4-1
Computervision Processor, Schematic Diagram (Rev.L) DS21E122	4-2
Microprogram Flow Chart (Rev.E) DS21E015	4-12
Memory Management and Protection Unit (Rev.K) DS21E107	4-40
B-Port Management and Protection Unit (Rev.F) DS21E282	4-45
Floating Point Unit (FPU) (Rev.C) DS21E117	4-50
128K/32K A/B-Port Memory Unit (Rev.G) DS21E252	4-57
Power Supply	4-73


Computervision Processor, Schematic Diagram


Block Diagram	4-1
Data Transceivers	4-2
Control Store	4-3/4-4
Microinstruction Decode	4-3/4-4
Test Multiplexer	4-4
RALU	4-5
APL ROMs	4-5
Instruction Register	4-6
CPU Clock	4-6
FPLAS	4-7
Next Address Logic	4-7
I/O Logic	4-8/4-10
Control Panel Encoding	4-8
Processor State Register	4-9
Control Panel Interface	4-9
Real Time Clock	4-10
Serial Line Control	4-11





























Microprogram Flow Chart


Instruction Fetch	4-13
Indirect Addressing	4-13
Move Data Instructions	4-14
Modify Memory Instructions	4-14
Jump Instructions	4-14
Arithmetic/Logic Instructions	4-15
Unsigned Integer Multiplication	4-16
Unsigned Integer Division	4-17
I/O Instructions	4-18
Interrupts	4-19
Data Channels	4-20
Pseudo-Instructions	4-21
Console Functions	4-21/4-22
Floating Point Interface	4-23-4-26
Microdiagnostics	4-27 - 4-39


Microprogram Flow Chart


Interpreting the Flow Charts


The flow charts are divided into three sections. The first 10 pages (Sheets 1-10) show the operation code for the CPU. The next four pages (Sheets 11-14) show the operation code for the FPU. And the last 13 pages (Sheets 15-27) show the code for the microdiagnostics.


Symbols. The flow charts use three symbols: squares, diamonds, and ovals. The square represents the RAD currently being executed. The diamond represents a test condition. The oval indicates a decoding of the instruction. Flow lines connect these three symbols to indicate their sequential relationship. Mnemonics and comments accompanying each square also help to indicate the flow.































4-21






















































Memory Management and Protection Unit


Block Diagram	4-40
Mapper RAM	4-41
Bus Logic	4-41
Mapper Status	4-42
I/O Logic	4-43
Timing Logic	4-44
Protection Logic	4-44















B-Port Memory Managment and Protection Unit


Mapper Ram	4-45
Bus Logic	4-45
Mapper Status Logic	4-46
I/O Logic	4-47
Timing Logic	4-48
Protection Logic	4-48
Switch Settings	4-49
Jumper Configuration	4-49
B-Port Connector Pinouts	4-49















Floating Point Unit


į

















128/32K A/B-Port Memory Unit

Address Selection	4-57
Jumper Configuration	4-57
Memory Prioritizing	4-58
Refresh and Timing Logic	4-58
Data in Multiplexer	4-59
Data Out Latch	4-59
Parity Logic	4-59
Bus Control Logic	4-60
Bus Logic	4-61
Memory Address Logic	4-61
A-Port/B-Port Select Logic	4-62
Address Multiplexer Logic	4-62
Refresh Counter Logic	4-62
Row Address Strobe Clock	4-62
I/O Logic	4-63
Memory Row A	4-64
Memory Row B	4-65
Memory Row C	4-66
Memory Row D	4-67
Memory Row E	4-68
Memory Row F	4-69
Memory Row G	4-70
Memory Row H	4-71
B-Port Connectors	4-72

DA21E250-X CONFIGURATION TABLE

		SINGLE PORT	DUAL PORT. DISTRIBUTED MODE	DUAL PORT. GPU MODE	SINGLE PORT 32K
4K	POPULATED WITH RAMS (MK 4027-3)	USE CONFIGURATION BLOCKS A.ALB	USE CONFIGURATION BLOCKS A.AL.C.D.E	USE CONFIGURATION BLOCKS A.C.D.E	
161	POPULATED WITH C RAMS (MK 4116-3)	DA21E250-02 USE CONFIGURATION BLOCKS B.F	DA21E250-01 USE CONFIGURATION BLOCKS D.E.F.Q	DA21E250-01 USE CONFIGURATION BLOCKS E.F.H	DA21E250-03 USE CONFIGURATION BLOCKS ALI

CONFIGURATION BLOCK A) 32K HARDWARE CONFIGURATION (USING 4K RAMS)

- 1) REMOVE R22
 2) ADJUST POT R31 SUCH THAT TP HAS A 29 JJS REP RATE
 3) INSERT JUMPERS: JP9-2 , JP11-2 , JP13-2
 4) POPULATE MEMORY ARRAY WITH MK4027-3 MEMORY CHIPS

CONFIGURATION BLOCK ALL APORT 32K ADDRESSING CHART

*APORT FIELD	AMCO	AMC1	AMCS	AMC3	**CLOSED CONTACTS ON SWITCH PACK 1V
0	н	Н	Н	Н	8
1	н	Н	Н	L	7.8
2	н	Н	L	Н	6.8
3	н	Н	L	L	6.7.8
4	н	L	Н	н	5.8
5	Н	L	Н	L	5.7.8
8	н	L	L	Н	5.8.8
7	н	L	L	L	5.6.7.8
8	L	Н	н	Н	4.8
•	L	Н	Н	L	4.7.8
10	L	Н	L	Н	4.6.8
11	L	Н	L	L	4.8.7.8
12	L	L	Н	Н	4.5.8
13	L	L	Н	L	4.5.7.8
14	L	L	L	Н	4.5.8.8
15	L	L	L	L	4.5.8.7.8

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ** ALL OTHER CONTACTS ON SWITCH PACK IV OPEN

CONFIGURATION BLOCK B) SINGLEPORT CONFIGURATION i) DEPOPULATE PC BOARD AS PER BM21E250-02 2) ADD JUMPERS JP3 . JP5 . JP7

CONFIGURATION BLOCK C) BPORT 32K MEMORY ROW SELECT 1) INSERT JUMPERS: JP10-2 . JP12-2 . JP14-2

CONFIGURATION BLOCK D) BPORT 32K ADDRESSING AND 1/0 DEVICE CODE CHART

*BPORT FIELD	BMCO	BMC1	BMC2	BMC	I
OR	OR	OR	OR	OR	**CLOSED' CONTACTS
I/O DEVICE CODE	BDSO	BDSI	BDS2	BD53	ON SWITCH PACK 128
0	н	H	Н	Н	6
1	н	н	H	L	4.6
2	н	Н	L	н	3.6
3	H	Н	L	L	3.4.6
4	Н	L	Н	Н	2.6
8	Н	L	Н	L	2.4.8
6	н	L	L	Н	2.3.6
7	Н	L	L	L	2.3.4.6
8	L	H	н	Н	1.6
•	L	H	Н	L	1.4.8
10	L	Н	L	Н	1.3.6
11	L	Н	L	L	1.3.4.6
12	L	L	Н	Н	1.2.6
13	L	L	Н	L	1.2.4.6
14	L	L	L	Н	1.2.3.6
15	L	L	L	L	1.2.8.4.8

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY
- ** ALL OTHER CONTACTS ON SWITCH PACK 128 AND 9C OPEN

CONFIGURATION BLOCK E) LAST BOARD IN DAISY CHAIN

THE LAST DUAL PORT MEMORY BOARD IN A DAISY CHAIN MUST TERMINATE BPORT BUS SIGNALS. THE LAST DUAL PORT MEMORY IN A DAISY CHAIN ONLY MUST HAVE THE FOLLOWING RESISTORS: RP6.RP7.RP8. RP12 . RES PACK 12F

CONFIGURATION BLOCK F) 128K HARDWARE CONFIGURATION/APORT 128K ADDRESSING M

- 1) R20 AND R22 INSERTED

- 1) R2O AND R22 INSERTED
 2) INSERT JIMPER JP4
 3) ADJUST POT R31 SUCH THAT TP HAS A 14.5 JJS REP RATE
 4) INSERT JUMPERS JP9 . JP11 . JP13
 6) POPPULATE MEMORY ARRAY WITH MK4118-3 MEMORY CHIPS
 6) APORT 128K ADDRESSING CHART

*APORT FIELD NO.	AMCO	AMC1	AMC2	AMC3	AMC3	**CLOSED CONTACTS ON SWITCH PACK 1V
0.1.2.3	н	н	Н	н	Н	
4.5.6.7	Н	Н	н	н	L	5
8.9.10.11	н	н	н	L	Н	4
12.13.14.15	Н	н	н	L	L	4.5
16.17.18.19	Н	н	L	Н	H	3
20.21,22.23	Н	н	L	Н	L	3.5
24.25.28.27	Н	Н	L	L	Н	3.4
28,29,30,31	Н	Н	L	L	L	2.4.5
32.33.34.35	Н	L	Н	н	Н	2
38,37,38,39	Н	L	Н	H	L	2.5
40.41.42.43	Н	L	Н	L	Н	2.4
44.45.48.47	н	L	н	L	L	2.4.5
48.49.50.51	Н	L	L	Н	Н	2.3
52.53.54.55	Н	L	L	н	L	2.3.5
56.57.58.59	Н	L	L	L	Н	2.3.4
60,61,62,63	Н	L	L	L	L	2.3.4.5
64,65,66,67	L	Н	Н	Н	H	1
68.69.70.71	L	Н	н	Н	L	1.6
72,73,74,75	L	н	н	L	Н	1.4
76.77.78.78	L	н	Н	L	L	1.4.5
80.81.82.83	L	Н	L	н	Н	1.3
84.85.88.87	L	Н	L	Н	L	1.3.5
88.89.90.91	L	Н	L	L	Н	1.3.4
92.93.94.95	L	Н	L	Ł	L	1.8.4.5
96.97.98.99	L	L	Н	Н	Н	1.2
100.101.102.103	L	L	Н	Н	L	1.2.5
104.105.106.107	L	L	Н	L	Н	1.2.4
108.109.110.111	L	L	Н	L	L	1 .2 .4 .5
112.113.114.115	L	L	L	Н	Н	1.2.3
116.117.118.119	L	L	L	Н	L	1.2.3.5
120.121,122.123	L	L	L	L	Н	1.2.8.4
124,125,126,127	L	L	L	L	L	1.2.8.4.6

- * EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY (TO EXPAND BEYOND 15 FIELDS . IC 2X AND 2Y . SHT.7 . MUST BE ADDED)
- ** ALL OTHER SWITCH CONTACTS ON SWITCH 1Y ARE OPEN

CONFIGURATION BLOCK Q) 128K APORT/32K BPORT COMMON MEMORY

WITH JUMPERS JP10, JP12, JP14, INSERTED

BMC2	BMC3	COMMON SEQMENT OF APORT 128K MEMORY
H	H	1ST 32K
Н	L	SND 35K
L	н	3RD 32K
L	L	4TH 32K

2) TO FORCE COMMON APORT/BPORT MEMORY INDEPENDENT OF BMC2 AND BMC3

BMC2	вмса	COMMON SEGMENT OF APORT 128K MEMORY	JUMPERS INSERTED
X	X	1ST 32K	JP10. JP15. JP18
X	X	SND 35K	JP10, JP16
X	X	3RD 32K	JP10. JP15
X	x	4TH 32K	JP10

WHERE X - DONT CARE

CONFIGURATION BLOCK H) BPORT 128K ADDRESSING CONFIGURATION

- 1) INSERT JUMPERS JP10, JP12, JP14
- 2) BPORT 128K ADDRESSING CHART

BPORT FIELD NO.	BMADO	BM AD1	BMAD2	BMCO	BMC1	**CLOSED	CONTACTS H PACKS
						9C	128
0.1.2.3	н	Н	Н	H	Н		8
4.5.6.7	н .	Н	Н	Н	L		2.8
8.9.10.11	н	Н	Н	L	Н		1.8
12.13.14.15	н	Н	Н	L	L		1 .2 .8
16.17.18.19	н	Н	L	Н	н	7	8
20.21,22.23	н	Н	L	Н	L	7	2.8
24.25.28.27	н	Н	L	L	н	7	1.8
28.29.30.31	Н	Н	L	L	L	7	1.2.8
32.33.34.35	Н	L	Н	Н	H	6	8
36, 37, 38, 39	Н	L	Н	Н	L	8	2.8
40,41,42,43	н	L	Н	L	н	6	1.8
44.45.48.47	н	L	Н	L	L	6	1.2.8
48,49,50,51	н	L	L	Н	н	6.7	
52.53.54.55	н	L	L	Н	L	8.7	2.8
58.57.58.59	н	L	L	L.	н	6.7	1.8
60.61.62.63	н	L	L	L	L	6.7	1.2.8
64.65.88.67	L	н	н	Н	Н	5	8
68.69.70.71	L	Н	н	н	L	6	2.8
72.73.74.76	L	H	Н	L	Н	5	1.8
78.77.78.79	L	Н	н	L	L	6	1 .2 .8
80.81.82.83	L	Н	L	Н	Н	6.7	8
84,85,86,87	L	Н	L	н	L	5.7	2.8
88.89.90.91	L	Н	L	L	Н	5.7	1.8
92.93.94.95	L	Н	L	L	L	6.7	1.2.8
98,97,98,99	L	L	Н	Н	н	5.6	8
100.101.102.103	L	L	Н	Н	L	5 . 6	2.8
104.105.106.107	L	L	Н	L	Н	5.8	1.8
108.109.110.111	L	L	Н	L	L	6.6	1.2.8
112,113,114,115	L	L	L	Н	H	5 . 6 . 7	8
116.117.118.119	L	L	L	Н	L	5 .6 .7	2.8
120.121.122.123	L	L	L	L	Н	5.8.7	1.8
124.125.126.127	L	L	L	L	L	5 . 6 . 7	1.2.8

EACH FIELD NO. REPRESENTS ONE 32K SEGMENT OF MEMORY ALL OTHER CONTACTS ON SWITCH PACK 12S AND 9C OPEN (9C-2 MAY BE CLOSED TO DISABLE APORT)

CONFIGURATION BLOCK I) 32K SINGLE PORT CONFIGURATION (USING 18K RAMS) 1) DEPOPULATE BOARDS AS PER ASSEMBLY DARIERSO-03

MISCELLANEOUS JUMPERS


- 1) FOR LDMAR STARTING APORT MEMORY CYCLE INSERT JP-2
- 2) FOR MEMREAD STARTING APORT MEMORY CYCLE INSERT JP-1
 3) FOR GPU MODE REQUIRING DISABLED APORT .
 CLOSE SWITCH 9C-2
- 4) APORT MUC/NON MUC OPERATION


	JUMPER PLUG 4D									
MUC	OPERATION	1-16 2-15 3-14 4-13								
NON	MUC OPERATION	5-12 8-11 7-10 8-9								


5) APORT I/O DEVICE CODE


1) STANDARD 24g. INSERT JP8 FOR 25g

THE SEATHS OF CONFUTERY SOURCES SETTIONET		ETARY TO DE USED OR REPRO-		TOLERANCES DECREAL JE - AL	G	ECO	414	9	740	# /s	8/8
MATERIAL.			T	JUX005	F	ECO	401	6	<i>K</i> 2	122	1/5
N			1	FRACTIONAL =+1484 ANGULAB=+,100	Ε	ECO	34	23	-72	~/	6/
1 "			╁-	BBS 8 HORSE 6/2/	D	ECO	33	В	KB	MI	IR
7 HINES			†	00 R Sun 7/7	670		CION DE			1	DATE.
1/4		DA21E250	1	EME M SENTON 3/75	~ . ,,	128	3/32		IEMO		
	PART MANAGE	HEXT ASSESSELY	err	PRO E A Anto 1/7	M	BPUK	(1)	SCH.	DIA	<i>σ</i> ΚΑ	<u> </u>
COM	PUTERVISIO	N CORP.		1970	-	E	NO.	ns	21E	25	2
	METER BOAR MOVTE OR			SHOWATCHE BATT	WI.		SH'		OF 18		HTS












L...


•


61

























4-70





B PORT CONNECTORS

CONN C

CONN E

BINTR		2
		4
BPORTACT		
		10
BIORST		12
BCLR		14
BIOPLS		16
		18
BDS 3		20
BDS 2		22
BDS 1		24
BDS 0		26
		28
		30
BRQENB		32
		34
BDATA 10		36
BDATA 1		38
BDATA 4		40
BDATA 5		42
BDATA 6		44
BDATA 7		46
FREE		48
	BINTPOUT	50

1		B MEM RD	72
3	B MEM RD	1	14
6	B MEMWRT	BMEMWRT	6
7		BLDMAR	8
9	BLDMAR		10
11	B MEM BUS 15		12
13	B MEM BUS 14		14
15	B MEM BUS 13		16
17	B MEM BUS 12		18
19	B MEM BUS 11		20
21	B MEM BUS 10		22
23	B MEM BUS 9		24
26	B MEM BUS &		26
27	B MEM BUS 7		28
29	B MEM BUS &		30
31	B MEM BUS B		32
33	B MEM BUS 4		34
35	B MEM BUS 3		36
37	B MEM BUS 2	BMAD2	38
39	B MEM BUS 1	BMAD1	40
41	B MEM BUS O	RESET	42
43	BMC 3	BMADO	44
45	BMC 2	BMCO	46
47	BMC I	BPARER	48
49		B MEM BUSY	50

ALL UNUSED PINS GROUNDED

DS21E252

AOTIVAE LEED	S FOR CONNECTORS PA.PB
+12 VOLTS	B46, A7, A8
-5 VOLTS	B81
-12 VOLTS	871.872
+5 VOLTS	A/B3,A/B4,A/B97,A/B98
GND	A/R1 A/R2 A/R00 A/R100


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION COMPORATION AND IS NOT TO BE USED OR REPRO-			ERAMOES SECIMAL						T	_	$\overline{}$		
DUCED WITHOUT PE	MINESON OF COMPUTERVIE	HOM GOMPORATION					\Box				+-	1	┼
MATERIAL			T		~0030		\Box				+	-	┼
				FRACT	10NAL-+1/2	4						-	_
			_	DRM	9 140996		Ш	SEE	SHT.	l			\vdash
FINNEN			+-	CHE.		-	879	REY	TRICK DESC	RIPTION	OHK	APPO	ME
		DA21E250	1	ENGR			TITLE	128	3/321	ME	MOI	RY	
	PART NUMBER	HEXT ARREMALY	QTY	PROJ		L	A/	BF	PORT	°\$C	HI	IA	-
COMP	UTERVISIO	N CORP.		100			BOALE						
BOT BUILTIME	TON ROAD ROUTE DE			_		DATE	-		NO.	J52	IF.	25	2
BEDFORE). MASS. 01730)		THE 'S		•	WT.		SHT	18 O	F 16	S	HTS


Power Supply

(

*

(






4-74

REMARKS FORM

COMPANY NAME ADDRESS CITY		_
NAME:		DATE
	FROM: (Please print)	DATE
SUGGESTIONS FOR IMPROVEMEN	VI:	
TECHNICAL or EDITORIAL ERROR	RS (include page number):	
TITLE:	-	
Your comments and suggestions will h quality and usefulness of our publicati property of Computervision.	elp us in our continuous effons. All comments and sug	fort to improve the ggestions become the





No Postage Necessary if Mailed in the United States

BUSINESS REPLY MAIL FIRST CLASS PERMIT NO. 77 WOBURN, MA 01801

POSTAGE WILL BE PAID BY ADDRESSEF

Computervision Corporation

100 Commerce Way Woburn, Massachusetts 01801

ATTN: TECHNICAL PUBLICATIONS

